The electrical behavior of decananometer MOS transistors with high-κ dielectric gate stack has been investigated using 2D numerical simulation. Two important electrostatic limitations of high-κ materials have been analyzed and discussed in this work: i) the gate-fringing field effects which compromise short-channel performance when simultaneously increasing the dielectric constant and its physical thickness and ii) the presence of discrete fixed charges in the gate stack, suspected to be at the origin of the stretch-out of C-V characteristics, that induces 2D potential fluctuations in the structure. In both cases, the resulting degradation of transistor operation and performance is evaluated with a two-dimensional quantum simulation code.
INTRODUCTION
High-permittivity (high-κ) dielectrics are currently widely investigated for the replacement of SiO 2 as gate insulator in decananometer metal-oxide-semiconductor (MOS) field-effect transistors (MOSFETs). Indeed, at this scale of integration, the scaling down of MOS devices is confronted to the limitation of ultra-thin gate oxides which approach their physical and electrical limits, especially from the point-of-view of gate leakage current limitation. In other words, the exponential increase of the gate leakage current, due to direct tunneling effect, clearly becomes untenable for circuit operation when reducing the gate oxide thickness below a physical thickness of ~1-2nm [1] . To prevent direct gate tunneling, the replacement of SiO 2 by alternative materials with higher permittivity and greater physical thickness is definitively envisaged, especially for low power applications. However, the introduction of these high-κ dielectrics poses several majors problems that impact device physics and process integration. On the electrical point-of-view, much effort has recently been devoted to the understanding of fundamental limitations of high-κ materials, including the essential question of carrier mobility degradation, the unresolved problem of the Fermi level pinning or the process-control of electrically-active defects and related instabilities in these materials [1] .
In this work, numerical simulations are used to explore and predict the effect of some electrostatic limitations of high-κ materials on the electrical response of MOS capacitors and nanoscale MOS transistors. Double-Gate (DG) MOSFET architecture has been considered in this study because of its very promising performances with respect to the International Technology Roadmap for Semiconductors (ITRS) specifications for decananometer channel lengths [2] . Two important current limitations have been considered: the trapped charge fluctuations in the high-κ layer and the physical dielectric thickness versus its equivalent-oxide-thickness (EOT) for very high-κ materials. The first one is now well-identified to induce a stretch-out of the capacitancevoltage (C-V) characteristics and threshold voltage dispersion, the second problem is known to be at the origin of the loss of the electrostatic control of the channel by the gate electrode. In both cases, we illustrated with simulation results the importance of these two problems for decananometer devices and we pushed our investigations to ultimate DG devices working in the ballistic regime.
GATE-FRINGING FIELD EFFECT
Between all the limitations induced by high-κ dielectrics on MOS transistor operation, bidimensional electrostatic effects may have a dramatic impact of electrical device performances when the gate dielectric thickness becomes comparable to the device gate length [3] [4] [5] . The main objective of this section is precisely to investigate and quantify this electrostatic effect, known under the generic term "gate-fringing field effect" and, until now, not quantitatively estimated for double-gate devices.
Simulation details
The Double-Gate architecture simulated in this work is shown in Fig. 1 . The structure is symmetric, with a double-layer gate stack (interfacial oxide + high-κ layer) and lateral spacers covering source and drain regions. The structure has been calibrated to fill the ITRS 2003 [2] requirements for the 2009 node with 20nm physical gate length. Seven different gate stack configurations have been studied with the same EOT=0.8nm, as reported in Table I . For all these devices, an intrinsic thin silicon film (t Si =5nm), highly doped source and drain (N SD =3×10 20 cm -3 ), a midgap metal gate, SiO 2 spacers and a gate length varying between 10nm and 100nm have been considered. 2D numerical simulations have been performed with an extended version of the simulation code BALMOS [6] which self-consistently solves the Schrödinger and Poisson equations on the entire device of Fig. 1 and couples the solution of this system with the driftdiffusion transport equation.
A2, B2, C2 Figure 1 . Left: Schematic view of the simulated (symmetric) double-gate transistor. The main device electrical and geometrical parameters of the structure are also defined. Right: Schematic illustration of the different gate stack architectures defined in Table I . 
Impact of gate-fringing field effects on MOS transistor operation
The impact of the gate dielectric permittivity on the drain current I D (V G ) characteristics of Double-Gate devices is presented in Fig. 2 . The increase of the gate permittivity degrades the subthreshold characteristics, because the increase of the gate dielectric thickness necessary for maintaining the same EOT induces fringing electric field from the gate into the source/drain regions and further into the channel and reduces the device immunity to short-channel effects. As shown in Fig. 2 , the use of thick high-κ layer gate dielectric induces the decrease of the threshold voltage, the degradation of the subthreshold swing and the increase of the off-state current I off by several decades. For explaining the influence of the gate-fringing field on the electrical behavior of the Double-Gate device, the 2D electric-field distribution was represented in Fig. 3 for four different structures: the reference structure having a conventional thin gate SiO 2 layer (0.8nm), the structures B1 and C1 having a thick high-k gate layer and the structure C2 having a doublelayer gate stack composed from a thin interfacial oxide layer (0.6nm) and a higk-κ layer with the clearly shows that, in structures B1 and C1, the electric field from the gate spreads more into the source/drain regions than in the reference structure. The fringing field effect from the gate to the source/drain regions induces enhanced electric field into the channel and lowers the potential barrier of the channel. This effect, known as the "fringing induced barrier lowering" (FIBL) effect [5] , particularly impacts the potential barrier in the subthreshold regime, as illustrated in Fig. 4 . Consequently, the gate control over the channel is significantly reduced and the performances of short-channel devices are degraded.
For improving the short-channel behavior of MOSFET in presence of a high-κ gate dielectric, the use of a double-layer gate stack consisting in a thin interfacial oxide layer and the high-κ layer can be envisaged. On one hand, this solution leads to a thinner high-κ layer required to maintain the EOT of the initial layer. On the other hand, it can offer an efficient way to minimize the interface-state density. Fig. 3(C2) shows that in the case of double-layer gate stack the gate-fringing electric field from the gate into the source/drain regions is significantly reduced and the electric field does not penetrate into the channel area from the source or the drain regions. We also observe in Fig. 3 (C2) that the gate-to-channel potential drop is mainly supported by the interfacial layer, the electric field in the high-κ material becoming negligible in this case with respect to the interfacial layer one. This explains the particular distribution of the electric field in the gate stack and the shape of the electric field lines into the high-κ material. Therefore, the potential barrier in the channel is no longer lowered. This improves the shortchannel performances, as can be observed in Fig. 2 , where the subthreshold characteristic of structure C2 is very close to the reference one. Degradation of the short channel effects when increasing the gate dielectric permittivity is illustrated in Figs. 5, 6 and 7. The threshold voltage roll-off and the DIBL are calculated in Fig. 6 and Fig. 7 , respectively, as a function of the channel length and for different values of the gate dielectric permittivity. The V T roll-off is faster for devices with high-κ gate dielectric compared with the reference device, since the device with double-layer gate stack has a V T roll-off comparable with the reference device. For L=20nm the V T roll-off increases from 40mV for κ=3.9 to 210mV for κ=100. For very high-κ the degradation is important even for much longer devices (L=50nm). A similar degradation trend is observed for the DIBL. It can be observed that for L<30nm, a gate dielectric with κ=100 increases the DIBL by a factor of 3 compared to the conventional SiO 2 structure. In the same time the subthreshold slope ( Fig. 5 ) is degraded by almost 50%. As expected, the structure with double-layer gate dielectric shows almost the same DIBL and subthreshold swing as the reference SiO 2 device.
In conclusion, this study shows that there is an evident electrostatic limitation in using very high-κ gate dielectrics for ultra-short devices, due to the gate-fringing field effect. Even if the channel control by the gate electrode is significantly reinforced in a double-gate architecture, a compromise should be found between the physical thickness of the gate stack, the permittivity of each dielectric layer and the tunneling leakage characteristic of the stack. The introduction of an interfacial layer with a low permittivity may constitute an efficient technological lever to obtain such a delicate compromise for decananometer and end-of-roadmap CMOS devices. For example, for the high-performance 2016 ITRS node [2], an equivalent oxide thickness of 0.5nm should be required for a physical gate length of L=9nm. Considering a dielectric with κ=100, a single high-κ layer should have a physical thickness of (100/3.9)×0.5= 12.82nm, which is clearly untenable with respect to both channel length and gate-fringing field effect. Introducing an interfacial oxide layer of 0.4nm, the high-κ layer thickness should be reduced to 2.56nm, and consequently the total physical thickness of the gate stack to 2.96nm ≈L/3. Such a ratio should ensure a correct electrostatic control of the channel by the gate electrode, as evidenced by device C2 which has approximately the same gate length/stack thickness ratio.
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FIXED OXIDE CHARGE EFFECTS
It has been experimentally well-established in literature [1] that high-κ gate dielectric stacks can present a (very) satisfactory interface quality with the underlying substrate (due to the presence of a thin SiO x interfacial layer) but, in the same time, exhibit some manifestation of non-uniform surface potential distribution, for example a highly stretch-out character of C-V curves in MOS capacitors. Because interface states cannot be invoked in this case, the nonhomogenous nature of such deposited gate stacks, especially in terms of fixed oxide charges, has been recently invoked to be at origin of this particular C-V behavior, very well reproduced by numerical simulation [7] [8] [9] . The aim of this section is, first, to present new simulation results concerning the stretched C-V curves, and, in a second time, to extend our investigations to the case of Double-Gate devices in order to highlight the effect of such parasitic fixed charges on the transistor subthreshold response. For this last point, two transport models have been considered: the "classical" drift-diffusion model with constant low-field mobility and the "ballistic" transport for ultra-scaled DG devices.
New results concerning the stretch-out of C-V curves
In recent studies [7] [8] , we used a homemade numerical code (CAPA2D) for the twodimensional solving of the Poisson equation in a MOS structure with a double-layer gate dielectric. In this pseudo-"atomistic" approach, the simulation domain is divided by a large number of boxes and the discrete oxide charges are placed in these "atom boxes" with a typical size of ∆ = 2×10 -10 m (see Fig. 8 ). Placing a single charge in the atom box centred on the mesh node (i,j) leads to an equivalent charge density ρ(i,j)≈q/∆ 3 . This equivalent charge density is then inserted in the second term of the Poisson equation which is then numerically solved using a finite-difference scheme [8] . Even if the characteristic size of this atom box is quite arbitrary, it has been shown that that the effect of the atom box size on simulation results remain negligible for ∆ typically ranging from 0.1 to 0.4nm [9] . As we previously shown [7] , one fundamental point that affects the C-V response of a MOS structure is: how is the charge distributed in the gate stack? In complement of these first results obtained for various charge patterns gradient, Gaussian or random distributions), we would like to re-examine here the influence of a random charge distribution in the gate stack as a function of the number and the magnitude of the charge increment ∆ρ when maintaining constant the total charge projected at the interface Q ox . In Fig. 9 , three different charge patterns (quasi-uniform, highly non-uniform and Gaussian-centred) have been randomly generated by writing N times a negative charge increment ∆ρ in the 2-D domain corresponding to the dielectric stack. These three patterns give the same effective net charge Q ox projected at the interface Q ox =5×10 12 cm -2 . Their impact on the C-V response of the MOS structure (defined in Fig. 8 ) is shown in Fig. 10 for both low frequency (BF) and highfrequency (HF) curves. For these non-uniform charge distributions, we observe a stretch-out of the characteristics towards positive voltages with respect to the curves calculated when considering a uniform charge density in the gate dielectric stack giving the same Q ox . This stretch-out is more pronounced for profiles B and C than for profile A, mainly because surface potential fluctuations induced by the charges are more important in those cases. In other words, when the surface potential is perturbed with a characteristic perturbation length superior to the Debye length (λ D ) of the semiconductor [10] , the modulation of the depletion zone in the xdirection becomes significant, which leads to an important variation of the capacitance in the depletion regime, as exactly shown in Fig. 10 for patterns B and C. In the contrary case, when the perturbation length is inferior to λ D , the limit of the depletion region in the semiconductor bulk is weakly affected and the effect of the fixed charge distribution reduced to a pure voltage shift of the C-V characteristic (case of pattern A). A recent in-depth discussion of these effects for both substrate types and both signs of the fixed charge can be found in Refs. [11] [12] .
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Effect of discrete oxide charge on MOSFET operation
In presence of a non-homogenous (non-mature?) dielectric gate stack incorporating discrete fixed charges, the question of the MOSFET operation should be investigated [13] . This short paragraph aims to precise the influence of such electrical instabilities present in the high-κ gate dielectric on the electrical behavior of double-gate transistors. Figure 12 shows the impact on the I D (V G ) characteristics of a single positive charge located in the top dielectric at 0.2nm from the Si/dielectric interface and centered with respect to the gate electrode (see Fig. 11 ). One can observe that the presence of this charge not only induces a shift of the characteristics towards negative voltages, as expected, but also a deformation of the curves (hump). This effect is directly the consequence of a local inversion in the Si film which contributes to create a parasitic conduction channel with a "threshold voltage" lower than V T (of the main device). The combination of this effect with the gate-fringing field effect explains why the hump is more Figure 12 . Impact of the presence of a single fixed charge at the Si/higk-κ interface for devices defined in Table 1 pronounced for the low permittivity devices (#Ref and A1) with respect to the others, as illustrated in Fig. 12 for devices labeled B1 and C1. For those latter structures, the fringing of the electric field under the gate electrode lowers the potential barrier in the channel and therefore, the device operation is less sensitive to potential fluctuations induced by the random charge distribution. However, the presence of the charge pattern in the dielectric stack leads to an important shift of the I D (V G ) characteristics towards negative values compared to the I D (V G ) curve corresponding to the same structures (B1 or C1) which have no fixed charge in the high-κ layer (Fig. 2) . Considering now the presence of a random fixed charge distribution in the gate dielectric, Fig. 13 and 14 show the resulting electrostatic potential distribution in the structure and the I D (V G ) response of this later, respectively. In this example, a pattern of 12 discrete charges has been introduced in the high-k layer. Similarly to the previous case, we observe that potential fluctuations, evidenced in Fig. 13 not only in the high-κ layers but also in the Si film, lead to a stretch-out of the I D (V G ) curves which could be falsely interpreted, for example in terms of interface states. Consequences of its effect on device characterization and parameter extraction should be carefully taken into account, especially for non mature gate dielectrics. The next step of such a theoretical study should be also to confront these curves with experimental data, and eventually to try to extract by inverse modeling 2D charge distributions in high-κ based gate stacks. In particular, comparison of this data with experimental oxide charge mapping using, for example, electrostatic force, capacitance or Kelvin probe force microscopy may clarify the exact role of fixed oxide charges in the stretch-out effect observed for high-κ based dielectric systems.
Particular case of ballistic nanodevices
Finally, this last paragraph is devoted to a brief illustration of the electrical behavior of ballistic nanoscale MOS devices in presence of discrete oxide charges in the gate stack. In the following, we present a quantum simulation of ballistic Schottky barrier DG-MOSFETs, in which the axial part source-channel-drain is simulated by an atomic linear chain sandwiched between two gate stacks and gate electrodes [14] . The linear atomic chain, treated in tight binding, has been parameterized to obtain the behavior of a [100]-oriented confined silicon wire. Source and drain are modeled as semi-infinite ideal metals: they are in internal equilibrium, but with Fermi levels that differ by the applied drain voltage. The other dielectric layers are classically treated from a dielectric point-of-view. In this system, the Schrödinger equation, expressed in tight-binding, has been solved using the non-equilibrium Green's function formalism (NEGF) and then self-consistently coupled with the 2D Poisson equation [14] . From this NEGF approach, the ballistic response can be easily calculated and it is possible to separate the tunneling component to the thermoionic one in the total drain current. The effect of a single discrete (positive) charge, located in the dielectric layer close to the interface, as defined in Fig. 11 but for a L=10nm device, is illustrated in Fig. 15 . This charge not only lowers the potential barrier between source and drain but also locally induces a deformation of this barrier which becomes similar to a double tunneling barrier. Consequence of this barrier perturbation on the source-to-drain tunneling transparency is shown in Fig. 16 . The signature of a resonant tunneling behavior in the transmission probability is clearly visible, with a sharp peak of transparency which corresponds to the existence of a quasi-bound state (QBS) in the central part of the barrier (i.e. in the quantum well induced by the electrostatic effect of the parasitic charge). The presence of this QBS has a direct influence on the tunneling component of the ballistic current which becomes the dominant leakage mechanism in the subthreshold regime, increasing the transistor off-state current (Fig. 17) . In the same time, the charge induced barrier lowering tends to increase the thermionic component. The combined result of these two effects leads to a subthreshold drain current characteristic well above the reference one related to the device exempt of any fixed charge. The characteristic of the degraded device also presents a slight hump in addition to a voltage shift towards negative values and consequently a nonuniform and augmented subthreshold slope. This preliminary example shows the importance of charge fluctuations in ultimate MOS devices at nanometer scale induced by the presence of point defects in the gate dielectric stack. Even if this study remains until now theoretical, we think that constant progress in oxide charge imaging will give us the opportunity to confront these predictions with experimental data and more particularly with electrically-detected defect profiles and their manifestations on current response of nanodevices.
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CONCLUSION
In summary, this paper surveyed our recent results obtained in the field of numerical simulation of decananometer MOS devices with high-κ stacked-gate dielectrics. It was shown that the introduction of high-κ gate dielectric in double-gate architectures potentially leads to parasitic electrostatic effects that can seriously affect the transistor operation. In particular, gatefringing field effects have been found to compromise short-channel performance when increasing the dielectric constant for a given EOT. The resulting degradation of subthreshold parameters and short-channel behavior has been thoroughly investigated. In addition, the impact on the subthreshold characteristics of discrete fixed charges in the high-κ gate stack has been addressed, evidencing potential fluctuations and its surprisingly consequences on the drain current subthreshold characteristics for both classical and ballistic transport mechanisms. Future work will try to establish a link between these theoretical investigations and experimental data.
